MCP server for exploring elaborated SystemVerilog/Verilog designs (RTL or gate-level netlists) without pasting RTL into context.